[ad_1]
Yang, C.-C. et al. Enabling monolithic 3D image sensor using large-area monolayer transition metal dichalcogenide and logic/memory hybrid 3D+ IC. In Proc. 2016 IEEE Symposium on VLSI Technology 1–2 (IEEE, 2016).
Agarwal, T. et al. Benchmarking of monolithic 3D integrated MX2 FETs with Si FinFETs. In Proc. 2017 IEEE International Electron Devices Meeting (IEDM) 5.7.1–5.7.4 (IEEE, 2017).
Jiang, J., Parto, K., Cao, W. & Banerjee, K. Ultimate monolithic-3D integration with 2D materials: rationale, prospects, and challenges. IEEE J. Electron Devices Soc. 7, 878–887 (2019).
Tong, L. et al. Heterogeneous complementary field-effect transistors based on silicon and molybdenum disulfide. Nat. Electron. 6, 37–44 (2022).
Meng, W. et al. Three-dimensional monolithic micro-LED display driven by atomically thin transistor matrix. Nat. Nanotechnol. 16, 1231–1236 (2021).
Kang, J.-H. et al. Monolithic 3D integration of 2D materials-based electronics towards ultimate edge computing solutions. Nat. Mater. 22, 1470–1477 (2023).
Jayachandran, D. et al. Three-dimensional integration of two-dimensional field-effect transistors. Nature 625, 276–281 (2024).
Sachid, A. B. et al. Monolithic 3D CMOS using layered semiconductors. Adv. Mater. 28, 2547–2554 (2016).
Tang, J. et al. Vertical integration of 2D building blocks for all‐2D electronics. Adv. Electron. Mater. 6, 2000550 (2020).
Liu, Y., Huang, Y. & Duan, X. Van der Waals integration before and beyond two-dimensional materials. Nature 567, 323–333 (2019).
Liu, Y. et al. Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions. Nature 557, 696–700 (2018).
Jadwiszczak, J. et al. Oxide-mediated recovery of field-effect mobility in plasma-treated MoS2. Sci. Adv. 4, eaao5031 (2018).
Lu, Z. et al. Wafer-scale high-κ dielectrics for two-dimensional circuits via van der Waals integration. Nat. Commun. 14, 2340 (2023).
Bishop, M., Wong, H., Mitra, S. & Shulaker, M. M. Monolithic 3-D integration. IEEE Micro 39, 16–27 (2019).
Shulaker, M. M. et al. Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature 547, 74–78 (2017).
Zhu, K. et al. Hybrid 2D-CMOS microchips for memristive applications. Nature 618, 57–62 (2023).
Kim, S., Seo, J., Choi, J. & Yoo, H. Vertically integrated electronics: new opportunities from emerging materials and devices. Nano-Micro Lett. 14, 201 (2022).
Xu, X. et al. Seeded 2D epitaxy of large-area single-crystal films of the van der Waals semiconductor 2H MoTe2. Science 372, 195–200 (2021).
Zhang, Z. et al. Robust epitaxial growth of two-dimensional heterostructures, multiheterostructures, and superlattices. Science 357, 788–792 (2017).
Kang, K. et al. Layer-by-layer assembly of two-dimensional materials into wafer-scale heterostructures. Nature 550, 229–233 (2017).
Novoselov, K. S., Mishchenko, A., Carvalho, A. & Castro Neto, A. H. 2D materials and van der Waals heterostructures. Science 353, 9439 (2016).
Akinwande, D. et al. Graphene and two-dimensional materials for silicon technology. Nature 573, 507–518 (2019).
Liu, C. et al. Two-dimensional materials for next-generation computing technologies. Nat. Nanotechnol. 15, 545–557 (2020).
Liu, Y. et al. Promises and prospects of two-dimensional transistors. Nature 591, 43–53 (2021).
Kang, K. et al. High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. Nature 520, 656–660 (2015).
Kim, J. Y., Ju, X., Ang, K. W. & Chi, D. Van der Waals layer transfer of 2D materials for monolithic 3D electronic system integration: review and outlook. ACS Nano 17, 1831–1844 (2023).
Kong, L. et al. Wafer-scale and universal van der Waals metal semiconductor contact. Nat. Commun. 14, 1014 (2023).
Yang, X. et al. Highly reproducible van der Waals integration of two-dimensional electronics on the wafer scale. Nat. Nanotechnol. 18, 471–478 (2023).
Liu, L. et al. Transferred van der Waals metal electrodes for sub-1-nm MoS2 vertical transistors. Nat. Electron. 4, 342–347 (2021).
Wang, J. et al. Integration of high-k oxide on MoS2 by using ozone pretreatment for high-performance MoS2 top-gated transistor with thickness-dependent carrier scattering investigation. Small 11, 5932–5938 (2015).
Wang, L. et al. A general one-step plug-and-probe approach to top-gated transistors for rapidly probing delicate electronic materials. Nat. Nanotechnol. 17, 1206–1213 (2022).
Wang, H. et al. Integrated circuits based on bilayer MoS2 transistors. Nano Lett. 12, 4674–4680 (2012).
Wang, X. et al. Pass-transistor logic circuits based on wafer-scale 2D semiconductors. Adv. Mater. 34, e2202472 (2022).
Lu, D. et al. Strong temperature-strain coupling in the interface of Sb thin film on flexible PDMS substrate. Appl. Phys. Lett. 115, 121601 (2019).
Yoon, D., Son, Y. W. & Cheong, H. Negative thermal expansion coefficient of graphene measured by Raman spectroscopy. Nano Lett. 11, 3227–3231 (2011).
[ad_2]
Source link
Leave a Reply